IEEE Home | Shop IEEE | Join IEEE | myIEEE | Contact IEEE | IEEEXplore
IEEE

IEEE Signal Processing Society (SP)
Baltimore Chapter


SP Home   |   IEEE Home   |   IEEE Baltimore   |   Join SP   |   Contact SP
SP Main Menu
»
»
»

Meeting Number:   31

May 30, 2013


Topic

Energy Efficient and High Performance Architectures for DSP and Communication Applications


Speaker

Dr. Tinoosh Mohsenin
Assistant Professor
Department of Computer Science and Electrical Engineering
University of Maryland Baltimore County
1000 Hilltop Circle
Baltimore, MD 21250


Date

Thursday, May 30, 2013


Time

5:30 PM:   Snacks
6:00 PM:   Talk begins


Location

National Electronics Museum (NEM)
1745 W. Nursery Road, Linthicum, MD 21090
410-765-0230
http://www.nationalelectronicsmuseum.org


Registration

https://meetings.vtools.ieee.org/meeting_view/list_meeting/18367

To register for this meeting, go to the above link. Click on the ‘Click Here to Register’ button. You need to fill in the following information: Name, Member Number (if IEEE member), City, Country, State/Province, E-mail Address. After you fill in the information, click on the ‘Register’ button to register.


Please Respond To

ronald_aloysius@ieee.org

Please respond to ronald_aloysius@ieee.org if you are planning to join us afterwards for dinner so I can make reservations. Only the speaker’s dinner is paid for. The rest of us need to pay our own way.


Abstract

Communications systems are becoming increasingly commonplace and appear in a vast variety of applications such as: mobile phones, embedded systems, and medical devices. The need for greater energy efficiency, smaller size and improved performance of these devices demands co-optimization of algorithms, architectures, and implementations. This talk presents several design projects that illustrate the cross-domain optimization.

The design of system-on-Chip (SoC) blocks becomes increasingly sophisticated with emergent communication standards that have large real-time computational requirements. Two such algorithms, Low Density Parity Check (LDPC) decoding and Compressive Sensing (CS), have received significant attention. LDPC decoding is an error correction technique which has shown superior error correction performance and has been adopted by several recent communication standards. Compressive sensing (CS) is a revolutionary technique which reduces the amount of data collected during acquisition and allows sparse signals and images to be recovered from very few samples compared to the traditional Nyquist sampling. While both LDPC decoding and compressive sampling have several advantages, they require high computational intensive algorithms which typically suffer from high power consumption and low clock rates. This talk presents novel algorithms and architectures to address these challenges.

As future systems demand increasing flexibility and performance within a limited power budget, many-core chip architectures have become a promising solution. The design and implementation of a programmable many-core platform performing DSP applications containing 64 cores routed in a hierarchical network is presented. For demonstration, Electroencephalogram (EEG) seizure detection and analysis and ultrasound spectral doppler are mapped onto the cores. The seizure detection and analysis takes 900 ns and consumes 240 nJ of energy. Spectral doppler takes 715 ns and consumes 182 nJ of energy. The prototype is implemented in 65 nm CMOS which contains 64 cores, occupies 19.51 mm2 and runs at 1.18 GHz at 1 V.


Biography

Dr. Tinoosh Mohsenin is an assistant professor in the Department of Computer Science and Electrical Engineering at the University of Maryland Baltimore County since 2011. Prior to joining UMBC, she was finishing her PhD at the University of California, Davis. Dr. Mohsenin’s research interests lie in the areas of high performance and energy-efficiency in programmable and special purpose processors. She is the director of Energy Efficient High Performance Computing (EEPC) Lab where she leads projects in architecture, hardware, software tools, and applications for VLSI computation with an emphasis on digital signal processing workloads. She has been consultant to early stage technology companies and currently serves in the Technical Program Committees of the IEEE Biomedical Circuits & Systems Conference (BioCAS), Life Science Systems and Applications Workshop (LiSSA), International Symposium on Quality Electronic Design (ISQED) and IEEE Women in Circuits and Systems (WiCAS).



SP Home   |    IEEE Home   |    IEEE Baltimore   |    Privacy & Security   |    Terms & Conditions