



EMPOWERING PROFITABILITY

WORLDWIDE WORKSHOP 2002>>>

Power Integrity and Ground Bounce Simulation
of High Speed PCBs

Presentation #11

Agenda

- **Power Integrity (PI) Design Flow**

xDSM Board for Fiber Optic/Broadband Wireless Network

- Resonances on Power/Ground Plane Structure
- Concept of Target Impedance
- Decoupling Capacitor Effects on Power Delivery System (PDS) Impedance
- Full-Wave Spice Model for Power/Ground Planes Using SIwave
- Ground Bounce Simulation Using Full-Wave Spice

- **SIwave Simulation vs. Ansoft HFSS/Measurement**



Power Integrity Design Questions for Multi-Layer PCBs

Q1 : How to layout power/ground plane's structure?

Q2 : How to place IC chips?


Q3 : How to select decoupling capacitors?

Q4 : How to place the decoupling capacitors ?

Q5 : How many decoupling capacitors are needed?

Q6 : What happens with Ground Bounce Voltage?

An xDSM Board for Fiber Optic and Broadband Wireless Network!




Application:

- Fiber Optic and Broadband Wireless Network System.
- 256 QAM/OFDM- 5 Times Larger Bandwidth Efficiency than On/Off Key.

PI Design Goal:

Power/Ground Bounce below 5% of Supply Voltage.

Layer Stack Up and Component Arrangement on xDSM Board



p/g plane size 11x7.2 inches

(11000,7200)

3.3v into the AVCC_3.3v Plane

(0,0) mils

FR4 ER=4.4 loss tangent=0.02

- Ground 1.4 mils (copper)
- Substrate 23.98 mils
- Power 1.4 mils (copper)

Answers for



Q1 : How to layout power/ground plane's structure?

Q2 : How to place IC chips?

Basic Concept :


1. Resonant Mode Voltage Distribution
2. Model IC chip as current sink/source

Pre-Layout and Computing Resonant Modes



Resonant Mode occur at 0.5364GHz

Compute the natural resonant modes for this power/ground structure





$$\vec{E}(t) \approx e^{j\omega t}$$

$$\mathbf{s} = \omega_{\text{real}} + j\omega_{\text{imaginary}}$$





Resonant Mode Results

Re. Freq (GHz)	Im. Freq (GHz)	k	Wavelength (m)	Q
0.536438519	0.0015263846	11.24292000	0.536057008	50.0076525600
0.819592566	0.008195105	17.17739000	0.365762305	50.007506680
0.979597240	0.009794994	20.53084000	0.306036446	50.007492700
1.073016362	0.010729090	22.46876000	0.279392252	50.007502700
1.350412349	0.013502754	28.30255000	0.222000679	50.007570400
1.609871419	0.016097101	33.74041000	0.185221368	50.007509000
1.639590220	0.016394266	34.36327000	0.182845966	50.007491000
1.725228700	0.017250546	36.15812000	0.173769690	50.007257000
1.896739631	0.018965922	42.86739000	0.145976517	50.007517300

Resonant Modes and Surface Voltage



Board Center at Voltage peak/dip for these modes!






Board Center at Zero Voltage node for these modes!

1.96GHz


0.536GHz

0.97GHz



1.60GHz

1.35GHz





How to Place IC ?

In this case, we have an IC chip which draws 2A at 0.2 ns.
Consider placing this IC at the board center (5500,3600) mils.


According to the previous plots and the proposed IC location, we can easily predict that only 1.0730, 1.63959 and 1.9600 GHz resonant modes will be excited!



Frequency Response of Voltage Probes when IC Chip Draws Current



There is no resonance below 1GHz, when IC is at the center of the board.



Comparison of Voltage Frequency Response for IC at (5500,3600) and (7000,3600)mils location



Answers for

Q3 : How to select decoupling capacitors?

Q4 : How to place the decoupling capacitors ?


Q5 : How many decoupling capacitors are needed?

Q6 : What happen on Ground Bounce Voltage?


Basic Concept :

1. Plane Impedance due to different structures
2. IC Power/Ground terminal pair as a port
3. Target Impedance
4. Effects of Decoupling Capacitors on PDS
5. Non-Ideal Effects of Decoupling Capacitors

Basic Requirement: Target Impedance of PDS




1. The Impedance looking into PDS at the device should be kept low over a broad frequency range (from DC to several harmonics of clock frequency)
2. The Desired Frequency Range and Impedance Value is called **Target Impedance**.
3. The Target impedance goal is set with the help of allowable ripple on the power/ground plane over a specified frequency range.



Target Impedance Calculation

$$Z_{Target} = \frac{(Power_Supply_Voltage) \times (Allowed_Ripple)}{Current}$$

Example:




$$Z_{Target(3.3v)} = \frac{(3.3v) \times (5\%)}{2A} = 82.5m\Omega$$

Target Impedance is the goal that designers should hit !!!



Low Plane Impedance Minimizes Reflective SSN




$$V_L(t_0) = \frac{R_L}{R_L + Z_0} V_s$$


$$V^-(t_0) = V_s - V_L(t_0) = \frac{Z_0}{R_L + Z_0} V_s$$

If $Z_0 \ll R_L$, then $V^-(t_0) \rightarrow 0$

PDS Components and their Effective Frequency Range on Target Impedance




Compute Bare Board S-, Y-, Z-Parameters




Bare Board Parallel Resonant Frequencies

Bare Board S-Parameters




The resonant frequencies are 1.07176 and 1.63699GHz.



The resonant frequencies are 1.07176 and 1.63699GHz.




Impedance Comparison for IC at (5500,3600) and (7000,3600) mils



Simulate the Effect of Dielectric Thickness on Plane Impedance

60->40->20 mils


Increase capacitance, Decrease Inductance, Lower Impedance, Velocity does not change (No Resonance Shift)



Simulate the Effect of Dielectric Constant

Er 8.4->4.2->2.1

Increase capacitance, Same Inductance, Lower Impedance, Velocity change (Resonance shift)





Four Layer Power/Ground Plane Structure

p/g plane size 11x7.2 inches

(11000,7200) mils

Compare Impedance for 2/4 layers

(0,0) mils





Function of Decoupling Capacitors

1. **Supply current bursts for fast switching circuit (PDS issue)**
2. **Lower impedance of the power delivery system and prevent energy transference from one circuit to another (PDS issue)**
3. **Provide AC connection between power and ground planes for signal return current**
4. **Control EMI**


The Non-Ideal Effect Analysis of Decoupling Capacitors using Ansoft Full-Wave Spice

Decoupling Capacitor Impedance for Different ESL




Effect of ESL


ESR Effect on Decoupling Capacitors



Parallel Capacitors (same values) and Decoupling Capacitor Impedance




Parallel Capacitors (skewed values) and Decoupling Capacitor Impedance




Physical High Frequency Capacitor Characteristics

1. High frequency ceramic capacitors are an increasingly important part of the PDS.
2. Calculations for the number of capacitors necessary to maintain a target impedance are made in the frequency domain.
3. **NPO** capacitors have the **lowest ESR** and **best temperature and voltage properties**, but are **only available up to a few nF**.
4. **X7R** capacitors have reasonable voltage and temperature coefficients and are **available from several nF to several uF**.
5. **X5R** is **similar to X7R**, but with **reduced reliability** and are being **extended to 100uF**.
6. **Y5V** dielectric is used to achieve high capacitance values, but has **very poor voltage and temperature characteristics**.


Calculate the Required Minimum Capacitance Value at 1MHz



Caparray_1 and its Impedance




SIwave Simulation of
Caparray_1 Effect on
Bare board




Place
22xcap (1e-07F, 0.2Ohm,
2e-09H)
near the center of board
(5500,3600)

Effect of Caparray_1 on Board Impedance



Time Domain Power/Ground Bounce Waveform w/ Caparray_1



**Power/Ground
Bounce
Waveform not
within 5%(3.3V)!!!
Need More
Decaps**

Add More Caps

Caparray_2

Add Caparray_1 and Caparray_2

Layers: METAL-1, DIELECTRIC-1, GND_PLANE, DIELECTRIC-2, PWR_PLANE, DIELECTRIC-3, METAL-4

CAPARRAY	C (F)	L (H)	R (Ohm)
C1-C22 (22ea)	1.00E-07	2.00E-09	0.2
C23-C44 (22ea)	1.00E-08	2.00E-09	0.2

Caparray_2

Circuit Element Properties

Name	Capacitance (F)	Parasitic Inductance (H)	Parasitic
C32	1E-008	2E-009	0.2
C33	1E-008	2E-009	0.2
C34	1E-008	2E-009	0.2
C35	1E-008	2E-009	0.2
C36	1E-008	2E-009	0.2
C37	1E-008	2E-009	0.2
C38	1E-008	2E-009	0.2
C39	1E-008	2E-009	0.2
C40	1E-008	2E-009	0.2
C41	1E-008	2E-009	0.2
C42	1E-008	2E-009	0.2
C43	1E-008	2E-009	0.2
C44	1E-008	2E-009	0.2

Place

22xcap (1e-07F,0.2Ohm ,2e-09H)


22xcap (1e-08F, 0.2Ohm, 2e-09H)

near the center of board (5500,3600)


Deleting S-,Y-,Z-parameter solution...
Simulation started on Wed Aug 28
Generating solver input files...
Solving for SYZ-parameters...
Reading SYZ-parameter data...
Saving design, simulation options
Simulation completed on Wed Aug 28

Ready

Plane Impedance w/ Caparray_1 and Caparray_2



Time Domain Power/Ground Bounce Waveform w/ Caparray_1+_2



Ground Bounce has been improved a lot!!!
But, still doesn't meet the design goal

Add more Caps

Caparray_3

Add Caparray_1+_2+_3

Creating SIwave session log C:\N...
OS: Microsoft Windows 2000 Profe...
Loaded materials from C:\Maxwell...
Loading d:\siwave_4_roadshow\pro...
Deleting S-,Y-,Z-parameter solut...


Name	Capacitance (F)	Parasitic Inductance (H)	Parasitic Resistance (ohms)
C54	1E-009	1E-009	0.2
C55	1E-009	1E-009	0.2
C56	1E-009	1E-009	0.2
C57	1E-009	1E-009	0.2
C58	1E-009	1E-009	0.2
C59	1E-009	1E-009	0.2
C60	1E-009	1E-009	0.2
C61	1E-009	1E-009	0.2
C62	1E-009	1E-009	0.2
C63	1E-009	1E-009	0.2
C64	1E-009	1E-009	0.2
C65	1E-009	1E-009	0.2
C66	1E-009	1E-009	0.2

Place
22 x cap (1e-07F,0.2Ohm ,2e-09H)
22xcap (1e-08F, 0.2Ohm, 2e-09H)
← - 22xcap (1e-09F, 0.2Ohm, 1e-09H)
near the center of board (5500,3600)

Ready

ANYSOFT CORPORATION


Caparray_1 vs Caparray_1+_2 vs Caparray_1+_2+_3 Impedance



Schematic Capture Version 5.5.04 Copyright 1984-2002 Ansoft Corporation

ANSOFT CORPORATION

Time Domain Power/Ground Bounce Waveform w/ Caparray_1+_2+_3






Almost
meets the
design goal
of Power
Bounce.

Next Step

Export Entire
Board's Full
Wave Spice
Model.

Export Full-Wave Spice Model for PCB Plane




IC54 at location 54

Full Wave Spice Model



Current Sink and Power/Ground Bounce Voltage at IC(4,3)




Slightly over spec.
Need to add
more decaps



Enhanced Decaps

Schematic with Total Decaps



Add Enhanced Decap_gp

CAPARRAY	C (F)	L (H)	R (Ohm)
C1-C22 (22ea)	1.00E-07	2.00E-09	0.2
C23-C44 (22ea)	1.00E-08	2.00E-09	0.2
C45-C66 (22ea)	1.00E-09	1.00E-09	0.2


DECAP_GP	C (F)	L (H)	R (Ohm)
C67-C78 (12ea)	1.00E-09	5.00E-10	0.2
C79-C80	2.50E-09	5.00E-10	0.2
C81-C82	5.00E-09	5.00E-10	0.2
C83-C84	1.00E-08	8.00E-10	0.2
C85-C86	2.50E-08	8.00E-10	0.2
C87-C88	5.00E-08	8.00E-10	0.2
C89-C90	1.00E-07	8.00E-10	0.2

Power Supply Decap	C (F)	L (H)	R (Ohm)
C91	1.00E-04	5.00E-09	0.01
C92	2.70E-06	5.00E-09	0.01
C93	1.00E-07	1.00E-09	0.01
C94	1.00E-08	1.00E-09	0.01
C95	1.00E-09	1.00E-09	0.01

Decap54 (7086.6,5511.8)			
C96-C102	1.00E-07	2.00E-09	0.2
Decap64 (8661.4,5511.8)			
C103-C109	1.00E-07	2.00E-09	0.2

All Decaps to be added in this PCB
Decaparray_1+_2+_3+Enhanced Decap_gp

IC(4,3) Impedance Value w/wo Decap_gp






Current Sink and Power/Ground Bounce Voltage on IC(4,3)

Bingo!!!



We meet the PI design goal.



Power Integrity Design Flow using Full-Wave field solver (Ansoft **SIwave**)

STEP 1: Resonant modes

- 1.1 Pre-layout PDS's power/ground plane structures(Layer stack-up, Materials, Shapes) to make the inherent natural resonant modes (usually first) not occur with the target impedance required band-width or in the higher band.
- 1.2 Preview the voltage distribution of the resonant mode, avoid placing ICs which draw large currents near the resonant' voltage peaks/dips. The reason is when the source is closer to the peaks/dips it is easier to excite the resonant modes.

STEP 2: Frequency Sweep

2.1 Probe voltage

Replace the IC with current sources around their layout placement location, at the same time, put voltage probes on the desired locations to test that locations' voltage frequency response. In the voltage frequency response, the frequencies of voltage peaks will show which resonant mode has been excited.

2.2 Surface voltage

Based on the voltage peak frequencies, plot the surface voltage distribution on that frequency, place the required decoupling capacitor on the voltage peaks/dips location (how to place decoupling capacitors)

Power Integrity Design Flow using Full-Wave field solver (Ansoft **SIwave**) cont'd

STEP 3: S,Y,Z Parameters (include export Touchstone SNP file)

- 3.1 Compute/plot one port (IC location) Z parameter (usually log-log scale in Hz)
From the Z frequency response, figure out the required “total capacitance, parasitic inductance and ESR” which should be contributed by the physical capacitors (this will determine the required size of decoupling capacitors)
- 3.2 Use embedded Ansoft Full-Wave Spice to investigate the physical de-coupling capacitor effect (resonant, ESL and ESR, parallel skew etc.)
- 3.3 From the actual AC sweep response to select the required capacitors which should meet the total required “R/L/C value”
- 3.4 Place the capacitor on different locations to check the path inductance effect (this will determine the location of the de-coupling capacitors)
- 3.5 Use multi-ports Z parameter to check the trans-impedance
- 3.6 Use multi-ports S-parameters to investigate the signal transmission and coupling

STEP 4: export Full-Wave Spice model and Spice simulation





Use Spice (e.g. Ansoft Full-Wave Spice) to simulate the supply voltage fluctuation, simultaneously switching noise in time domain



Examples Involving Measured Data


With Comparisons to **SIwave**

HFSS vs. Siwave simulation






CHTTL Test Board for Mixed-Signal Design with a Split Power Plane



CHTTL中華電信研究所



CHTTL中華電信研究所




Four Layer PCB Power Integrity




- Examine S21 for board with and without Decoupling Capacitors
- Compare Measurement data to Slwave data
- Four 0.000138" copper layers
- Three 0.04" FR-4 layers
- Ports and Capacitors between layers 2 and 4


Transmission from Center to Corner of Board without Decoupling Capacitors




Transmission from Center to Corner of Board w/25 Decoupling Capacitors (0.01 uF)




DC Power Bus




- Examine S21 for board with a shorting pin
- Compare Measurement data to Slwave data
- Two copper layers
- One 44 mil FR-4 layer
- Ports and Capacitors between layers 2 and 4



Power Island with PEC Bridge



- Examine S21 for board with a square (3x3cm) power island
- Compare Measurement data to SIwave data
- Two copper layers
- One 45 mil FR-4 layer



Conclusions

- The PI Flow to make the impedance of the PDS meet the target impedance using Ansoft SIWave has been shown.
- This Flow can be used in post layout analysis to get the optimum decoupling capacitors and save money.
- Meeting the PI target will help reduce the SSN and SI Issues.
- The approach of Lumped and T-cell is no longer valid due to the wave effect dominance on higher-speed.
- Ansoft SIwave uses Full-Wave EM Technology to account for the wave effect on PDS and to meet the future high speed requirement.
- SIwave simulation agrees with HFSS/Measurement .
- SIwave provides a fast and easy design/analysis flow to meet Power Integrity and to prevent under/over design condition.