IEEE Home | Shop IEEE | Join IEEE | myIEEE | Contact IEEE | IEEEXplore


IEEE Workshop on Microelectronics and Electron Devices (WMED)

IEEE Boise Section || Contact WMED


Low Power, High Gain CMOS Op Amps

K. Cahill and D. J. Comer
Brigham Young University
Provo, UT, USA

K. Layton
ON Semiconductor
American Fork, UT, USA


Operating MOS devices in the moderate or weak inversion regions in cascode differential stages can lead to many advantages over operation in the strong inversion region. High voltage gain and low current drain on the DC source are two significant advantages. This paper summarizes the development of MOS op amps using the composite cascode differential configuration. It also reports on a new configuration using the conventional cascode circuit to achieve differential stage voltage gains exceeding 300,000 V/V (110 dB). Op amps using this differential stage can have a source power dissipation as low as 5 ?W.





This workshop is receiving technical co-sponsorship support from the IEEE Electron Devices Society.

Follow us on Facebook  | Follow us on LinkedIn 

WMED 2013 Home | IEEE Home | Privacy & Opting Out of Cookies | Terms & Conditions

Copyright 2013 IEEE All Rights Reserved. Use of this website signifies your agreement to the Terms of Use. For questions or comments, please contact the WMED Webmaster.