Sistema Multi-Core Heterogéneo, sincronizado por un Procesador de Petri sobre FPGA (Heterogeneous Multi-Core System, synchronized by a Petri Processor on FPGA)

Orlando Micolini (omicolini@compuar.com), Martín Pereyra (omicolini@compuar.com), Nicolás Gallia (omicolini@compuar.com), Melisa Alassia (alasiameli@gmail.com)



This paper appears in: Revista IEEE América Latina

Publication Date: Feb. 2013
Volume: 11,   Issue: 1 
ISSN: 1548-0992


Abstract:
This report describes the development of a hardware mechanism to improve synchronization in a multicore architecture, using Petri's formalisms. A module that interfaces with two Microblaze processors is developed. Then it is implemented in a FPGA, thus constituting an heterogeneous multicore system with synchronization capability by hardware.

Index Terms:
FPGA, IPCore, Microblaze, MultiCore, Petri Net, Synchronization, SoftCore   


Documents that cite this document
This function is not implemented yet.


[PDF Full-Text (422)]