



Voids at Cu / Solder Interface and Their Effects on Solder Joint Reliability

*Zequn Mei, Mudasir Ahmad, Mason Hu,
Gnyaneshwar Ramakrishna*

Manufacturing Technology Group
Cisco Systems, Inc.

Acknowledgement:
Bala Nandagopal, Sue Teng, and Diana Chiang

Session Number
Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

1

Background (Literature)

Cisco.com

- Microvoids are present at the interfaces of Cu / solders (62Sn-36Pb-2Ag, Sn-3.5Ag, Sn-37Pb, Sn-3.5Ag-0.5Cu) after aging at 190°C for 100 h, 150°C for 500 h, even 100°C for 720 h. Higher aging temperature, faster voids grow.
- Kirkendall effect was attributed. Faster diffusion of Cu than Sn.
- Effects on solder joint reliability:
 - Impact strength reduced from 90 to 5 after 10 d @ 125°C.
 - Shear strength reduced little, fracture mode changed to interface.
 - Pull strength reduced more significantly than shear strength but less than impact strength.
 - Fractured most inside Cu_6Sn_5 not in Cu_3Sn .
- No voids in Sn-3.5Ag / Cu (rolled), a lot in Sn-3.5Ag/Cu (E'lytic).

Ref:

1. M. Date and K.N. Tu at UCLA, ECTC 2004, p. 668
2. T.-C. Chiu, et al, Texas Instrument, ECTC 2004, p. 1256
3. W. Yang and R. W. Messler, Jr., J. Electronic Materials, Vol. 23, (1994), p. 765
4. S. Ahat, et al, J Electronic Materials, Vol. 30, (2001), p. 1317.

Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

2

Outline of This Work

Cisco.com

- X-sections of solder joints of various conditions
- Mechanical shock of high temperature aged BGA assemblies; Lead pull test.
- Estimate the risk for poor solder joint, based on Chiu et al data


Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

3

BGA from ??? of ENIG Finish Attached to Motherboard with OSP Pads, Baked 20 days @ 125°C, Board Side

Cisco.com




Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

4

Same joint shown the previous slide

Cisco.com



Mag 70.0 kX Det TLD-B E-Beam 5.00 kV FWD 5.106 Tilt 52.0° 1 μm


Voids are not tunnels, or pipes. They have about equal size in all three dimensions

One or two layer IMC?

Presentation_ID © 2003 Cisco Systems, Inc. All rights reserved.

Same joint shown the previous slide

Cisco.com



Sn-37Pb, Sn rich phase

Pb

Cu-Sn IMC

Cu

Mag 40.0 kX Det TLD-B E-Beam 5.00 kV FWD 5.101 Tilt 52.0° 2 μm


Voids are about 0.2 μm size, inside Cu-Sn IMC, close to Cu

6

Presentation_ID © 2003 Cisco Systems, Inc. All rights reserved.

The Same Joint, but on Package Side: ENIG

Cisco.com



-Some voids in the Ni-Cu-Sn IMC, and the P-enriched layer.

-The interface IMC contains Cu after baking, not before the baking.

Phosphorus enriched layer

Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.


7

Same Sample

Ni-Cu-Sn IMC →

P-enriched layer →

Ni(P) →




Voids are seen both inside the phosphorous enriched layer and inside the Ni-Cu-Sn IMC.

Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.


8

Same Sample



Another area. Most voids at ENIG side is much smaller in size, ~0.05 μm.


Not baked



The voids are present at the package side (ENIG) before the baking, similarly reported by Goyal et al (ECTC 2002). But the voids at PCB side (OSP Cu) are not before the baking.

Same type BGA shown previous slides, but with SOP finish, attached to motherboard with OSP pads, baked 20 days @ 125°C, **board side**

Cisco.com



-Sample was lightly etched by Ar ion to remove the surface layer due to polish. A quick and low cost method than FIB.


Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

11

Same type BGA and same thermal history, as shown in the previous slide

Cisco.com



- Not all voids are aligned at the Cu₃Sn / Cu interface, some are at interior of Cu₃Sn, different from Chiu and Date

- Cu₆Sn₅ and Cu₃Sn have the same wave pattern


Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

12

BGA from NEC with SOP Finish Attached to Motherboard with OSP Pads, Baked 20 days @ 125°C, **Board Side**

Cisco.com




In Chiu's paper, voids at the interface reached 70% of the joint interfacial area after 20 d @ 125°C. Here at most, 30%. Considering three dimensions, the voided area may be only 9%.

Presentation_ID

13

Same joints as in the previous slide, **package side: SOP**

Cisco.com



On the package side, the Cu₃Sn layer is very thin. Fewer voids, confined within the Cu₃Sn layer.


Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.


14

Sn-Pb bump on Laminated Cu (not Electroplated), Baked
20 days @ 125°C

Cisco.com



2nd electron image



backscattering electron image

Yang et al (J. Electronic Mater., Vol. 23, (1994), reports that voids occur only in electroplated Cu, not in cold rolled Cu. Here we have a laminated Cu (non-electroplated). We see voids . Also voids are better seen in backscattering electron image than in 2nd electron image, as shown here.


Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

15

Sn-Pb bump on Laminated Cu (not Electroplated), Baked
20 days @ 125°C

Cisco.com



Zoom in, backscattering electron image. The sample is over-etched


Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

16

Alloy 42 lead, coated 2 μm Cu, plated Sn-1Bi solder. Baked 5 days @ 145°C

Cisco.com



125 BAKED

Sn-Bi coating

Cu_6Sn_5

Cu_3Sn

Cu

Alloy 42: Ni, Fe

C04J4943 15.0kV 12.5mm x18.0k YAGBSE

3.00um

1. Voids are seen in Cu_3Sn

2. Cu_3Sn and Cu_6Sn_5 are 1.5 μm thick each.

3. There seem some residue Cu left


Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

17

Alloy 42 lead, coated 2 μm Cu, plated Sn-1Bi solder. Baked 5 days @ 145°C

Cisco.com



145 BAKED

Sn-1Bi plating

Cu_3Sn islands

Alloy 42

C04J4943 15.0kV 12.6mm x5.00k YAGBSE

10.0um

1. Voids are exclusively inside Cu_3Sn .

2. Cu_3Sn appears as islands, usually it is a continuous layer. It may be due to the limited supply of Cu.

Presentation_ID


© 2003 Cisco Systems, Inc. All rights reserved.

18

Page 9

Alloy 42 lead, coated 2 μ m Cu, plated Sn-1Bi solder. Baked 5 days @ 145°C

Cisco.com




Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

19

Alloy 42 lead, coated 2 μ m Cu, plated Sn-1Bi solder. Baked 5 days @ 125°C

Cisco.com



Voids are only present inside Cu₃Sn islands. See here, there is no voids outside the Cu₃Sn islands.


Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

20

Alloy 42 lead, coated 2 um Cu, plated Sn-1Bi solder. Baked 5 days @ 125°C

Cisco.com




This photo shows cracks inside the IMC due to handling. The cracks started from the voids inside Cu_6Sn_5 , and extended through Cu_6Sn_5 , and stop at the Cu_6Sn_5 / Sn-1Bi coating interface.

Presentation_ID © 2003 Cisco Systems, Inc. All rights reserved. 21

Exactly the same component, but it is Sn-Pb Coated Cu Alloy Lead, 5 days at 145°C

Cisco.com




Very few voids at the interface.
The interfacial intermetallic is mostly Cu_6Sn_5 , Very thin Cu_3Sn layer.
There are minor Ni composition in IMC.

Presentation_ID © 2003 Cisco Systems, Inc. All rights reserved. 22

Sn-Pb Coated Cu Alloy Lead, 5 days at 145°C

Cisco.com



Very few voids at the interface, also Cu_3Sn is not visible

Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

23

Sn-Pb Coated Cu Alloy Lead

Cisco.com

- Lead frame:
97wt% Cu, 2.6 wt% Ni, and 0.5 at% Si
- 2nd layer IMC (close to solder)
55 at% Cu, 1.5 at% Ni, 43.5 at% Sn => Cu_6Sn_5 structure
- Very thin 1st layer of IMC
- The Ni may suppress the formation of Cu_3Sn
- Lead frame Cu alloy is not electroplated, which may be attributed to the few voids


Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

24

OSP / SAC solder / Electrolytic Ni, -25C ⇔ 125C, 2000 cycles, OSP / SAC side

Cisco.com




The SEM image shows a cross-section of the interface between SAC solder and an IMC layer. The solder is at the top, followed by a layer of IMC, and then the electrolytic Ni substrate at the bottom. There are some dark spots (voids) visible at the interface. The image includes technical data at the bottom: C04J4886 20.0kV 10.0mm x13.0k YAGBSE Cu 4.00um.

- Here, voids are seen in thermal cycling condition, previously voids were reported in isothermal baking.
- Two shades at the interface are two IMCs

Presentation_ID © 2003 Cisco Systems, Inc. All rights reserved. 25

OSP / SAC solder / Electrolytic Ni, -25C ⇔ 125C, 2000 cycles, OSP / SAC side

Cisco.com




The SEM image shows a cross-section of the interface between SAC solder and an IMC layer. The solder is at the top, followed by a layer of IMC, and then the electrolytic Ni substrate at the bottom. There are some dark spots (voids) visible at the interface. The image includes technical data at the bottom: C04J4886 10.0kV 10.0mm x15.0k YAGBSE 3.00um.

The temp profile had a 5 min ramping from -25°C to 125°C, 15 min dwell at 125°C, 5 min ramping to -25°C. The accumulated time at 125°C in 2000 cycles is about 20 days. Chiu's data suggests a 70% voided area.

Presentation_ID © 2003 Cisco Systems, Inc. All rights reserved. 26

Matte Sn over Cu-3Ni lead, attached onto motherboard (OSP), -40 ⇄ 125°C, 500 cycles, **board side**

Cisco.com



- Voids and Cu₃Sn are present on the board pads
- Couldn't detect any Ni in Cu-Sn IMC.


Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

27

Matte Sn over Cu-3Ni lead, attached onto motherboard (OSP), -40 ⇄ 125°C, 500 cycles, **lead side**

Cisco.com



- Neither voids nor Cu₃Sn on the lead side
- Area 1: 57.7 at%Cu, 43.3 at% Sn
- Area 2: 54.7 at%Cu, 1.2 at% Ni, 44.1 at% Sn


Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

28

Matt Sn over Cu-3Ni lead, attached onto motherboard (OSP), -40 ⇌ 125°C, 500 cycles, lead side

Cisco.com



The Ni atoms in the lead frame suppress the formation of Cu_3Sn , and therefore the formation of voids.

Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

29

Matt Sn over Cu-3Ni lead, attached onto motherboard (OSP), -40 ⇌ 125°C, 500 cycles

Cisco.com

- Lead:
97.27 wt% Cu, 2.73 wt% Ni
- Matrix:
93.4 wt% Sn, 5.5 % Pb, 0.77 wt% Cu
- IMC at PCB side:
1st layer: 58 at%Cu, 42 at% Sn
2nd layer: 83 at% Cu, 17 at% Sn
- IMC at lead side:
one layer: 57.9 at% Cu, 1.25 at% Ni, 40.85 at% Sn


Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

30

Shock Testing Set up

Cisco.com




Shock Set-up

5'X5' Configuration

Strain Gages

Accelerometers



Component


PCB

Shock table

2 mm

1 mm

Shard Off (8mm OD, 3.2mm ID, 24 mm long)



Insitu daisy chain monitoring of package during shock test

Package on board

Board mounted to the base plate by stand offs


Base plate secured to the Shock table

Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

Acceleration and Strain Response

Cisco.com




Acceleration Vs. Time

Input G's (400)

Output (790G's Max)

Acceleration (G's)

Time (ms)



Strain Data Vs. Time

Max. Principal strain ~ 1900 us

Shock test repeated 6 times with no failures

Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.


Page 16

BGA of SOP Finish Attached to Motherboard with OSP Pads, Baked 20 days @ 125°C

Cisco.com

Pkg side interface

Brd side interface



There seem more voids at the board / solder interface than at the pkg / solder interface

Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

33


BGA of SOP Finish Attached to Motherboard with OSP Pads, Baked 20 days @ 125°C, shocked 6 times at 400g.

Cisco.com

Cracked inside solder, close to the solder/pad interface

Pkg side

Delaminated under the pad, resin/glass interface



Cracked at two locations: (1) Pad on the motherboard side, delaminated at the glass / resin interface. (2) inside solder close to IMC at pkg side, in the solder mask defined area.

The vast amount of voids in IMC at the board side are not the weakest links in the shock


Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

34

BGA of SOP Finish Attached to Motherboard with OSP Pads, Baked 20 days @ 125°C, shocked 6 times at 400g.

Cisco.com



Crack within solder, not in IMC. The crack path is preferentially at boundaries between Sn-rich phase and Pb rich phase.


Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.


35

Matte Sn over Cu-3Ni lead, attached onto motherboard (OSP), -40 ⇄ 125°C, 500 cycles. Pulled lead.

Cisco.com



As-soldered, pad peeled off



After ATC, pulled at the interface of solder / lead


Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

36

Matt Sn over Cu-3Ni lead, attached onto motherboard (OSP), -40 ⇄ 125°C, 500 cycles. Pulled lead.

Cisco.com



Toe side, interfacial fracture

Lead side, dimples


As shown in previous slides, the voids are present at PCB/solder interface, not at lead/solder interface. But the failure here occurred at the lead/solder interface.

Presentation_ID

37

Matt Sn over Cu-3Ni lead, attached onto motherboard (OSP), -40 ⇄ 125°C, 500 cycles. Pulled lead.

Cisco.com



Dimples, classic plastic deformation


Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

38

Matt Sn over Cu-3Ni lead, attached onto motherboard (OSP), -40 ⇌ 125°C, 500 cycles. Pulled lead.

Cisco.com



Brittle interfacial fracture at the interface between lead and solder
Fracture surface: 55.2 at% Cu, 1.2 at% Ni, 44.6 at% Sn => Cu_6Sn_5

Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

39

Summary of SEM X-section

Cisco.com

- Voids are seen in high, low, or even zero densities among these samples. The void density relates to the formation and thickness of Cu_3Sn IMC; voids are confined inside Cu_3Sn .
- The voided area is not as much as that observed by Chiu et al for the same baking conditions
- Voids are seen in thermal cycling condition, as well as in isothermal baking condition.
- Voids are seen in non-electroplated Cu.
- Ni atoms in lead frame may suppress the formation of Cu_3Sn , and the voids.

Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

40

Summary of Mechanical Tests

Cisco.com

- Shock: the voids in the IMC layer on the board side are not weakest links in the shock test. The weakest link in ??? BGA packages is either the pads or the solder mask defined portion of solder joint.
- Lead Pull: didn't occur at the voided interface (PCB/solder). The lead/solder interface is the weakest link.


Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

41

Curve-fit Chiu's Void vs Aging Data: Results

Cisco.com



Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

42

Curve-fit Chiu's Void vs Aging Data: Equation

Cisco.com

- Assume:

$$A = C t^{0.5} \exp(-Q/RT)$$

A: ratio of voided area to the joint area
t: time in days
T: temperature in K
R: Gas constant
- Result of curve fitting:

$$Q \text{ (activation energy)} = 0.47 \text{ eV}$$

$$C = 145590 \text{ (day}^{0.5}\text{)}$$
- Prediction:
At 50°C, for reaching 50% of voided area, it needs about 6000 days, or 16.5 years.

Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

43

Screening Test

Cisco.com

- $$A_1 = C t_1^{0.5} \exp(-Q/RT_1)$$

$$A_2 = C t_2^{0.5} \exp(-Q/RT_2)$$

$$A_1 = A_2$$

$$t_2/t_1 = \exp[2G/R (1/T_2 - 1/T_1)]$$
- 15 years at 50°C is equivalent to 4.8 days at 140°C.
- Bake BGA at 140°C for 4.8, then shock test at (e.g. 200G).
- Either no failure, or the failure location is not at the solder / pad interface, pass.

Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

44

Conclusions

Cisco.com

- Voids exist at the interface between Cu pad / solders. The density of the voids does not depend only on baking condition, but also on Cu plating and minor alloy element (e.g. Ni).
- The effects on the solder joint impact strength, according to this initial study, is not significant.
- Accelerated baking may be used to screen the bad assemblies.

Presentation_ID

© 2003 Cisco Systems, Inc. All rights reserved.

45