Welcome to Design Tips! In this issue, I will discuss the effect of mounting a capacitor on a printed circuit board on its performance. The capacitor's low equivalent series inductance (ESL) is only a small part of the overall story! Please send me your most useful design tip for consideration in this section. Ideas should not be limited by anything other than your imagination! Please send these submissions to bruce.arch@ieee.org. I'll look forward to receiving many “Design Tips!” Please also let me know if you have any comments or suggestions for this section, or comments on the Design Tips articles.

Decoupling Capacitor Connection Inductance

By Bruce Archambeault, Ph.D.

It is very common for printed circuit board (PCB) designers, and EMC engineers who work with them, to use decoupling and filter capacitors with a low equivalent series inductance (ESL). Depending on the size of the surface mount capacitor, the values for ESL typically range from 0.2 nH to 0.5 nH. However, this is not the complete story on the inductance associated with decoupling capacitors! The connection inductance controls how effective the decoupling capacitor is for providing a charge to the power/ground-reference plane pair.

The connection inductance depends upon the distance between the vias and the distance from the top (or bottom) mounting location to the planes that are to be decoupled. Figure 1 shows a side view of a typical decoupling capacitor mounting on a PCB.

It is obvious that if the vias are placed close together, and the planes to be decoupled are near the top of the PCB (when the capacitor is mounted on the top of the PCB), the connection inductance, represented by the loop, will be minimized. However, there are limits to how close the vias can be placed due to manufacturing issues. There are also limits to how close to the top surface the power/ground-reference planes can be located. So it is important to understand how the mounting will affect the performance of the capacitor and the connection inductance.

Connection inductance alone does not tell the complete story. The inductance associated with the spacing between the power/ground-plane pair, as well as any inductance associated with the distance between the IC and the decoupling capacitor, is not included in the connection inductance calculations.

Figures 2 and 3 show the 0603 and 0402 size capacitor mounting, respectively, for typical manufacturing limits. Table 1 shows some calculated connection inductances (without ESL) for 0805, 0603, and 0402 size SMT capacitors for different depths to the power/ground-reference plane pairs [1–2].

1 Connection inductance is considered to be ‘above the planes’ only, and does not consider the separation between the power and ground planes, nor the distance from the capacitor to the observation point.

2 See references for details on the formula used for this calculation.
These values are calculated with the example of 7–8 mils from capacitor-to-mounting-pad-edge, 20 mils from capacitor-mounting-pad-edge-to-via-pad, via pad diameter of 20 mils, via barrel size of 10 mils, and trace width equal to 20 mils. The absolute minimum distance from the via pad to capacitor mounting pad edge is reported to be 10 mils, but typically 20 mils is used to be ‘safe’.

The distance between the via pad and the capacitor mounting pad was kept to a small value in the above calculations. If this distance is increased slightly to 50 mils, the connection inductance increases to the values shown in Table 2.

The connection inductance plays a much greater role in the performance of decoupling capacitors than the typical ESL of these components. Typical connection inductance values of one to three nanoHenries are typical with common surface mount capacitor sizes and typical manufacturing technologies. Using the tables, engineers can decide if a decoupling capacitor is better placed on the top or bottom surface of the PCB in order to best provide charge to the power/ground-reference plane pairs.

**Summary**

The connection inductance plays a much greater role in the performance of decoupling capacitors than the typical ESL of these components. Typical connection inductance values of one to three nanoHenries are typical with common surface mount capacitor sizes and typical manufacturing technologies. Using the tables, engineers can decide if a decoupling capacitor is better placed on the top or bottom surface of the PCB in order to best provide charge to the power/ground-reference plane pairs.

**References**
