

Microprocessor Systems using the Motorola 68HC11

Naraig Manjikian

Stan J. Simmons

Department of Electrical and Computer Engineering
Queen's University
Kingston, Ontario, Canada
K7L 3N6

(C) 1998 Naraig Manjikian and Stan Simmons

Contents

1	Microcomputer Organization and the 68HC11	1
1.1	Microcomputer Organization	2
1.2	The Motorola 68HC11 Microcontroller	4
1.2.1	68HC11 Die and Packaging	4
1.2.2	Internal Organization	5
1.2.3	Single-chip-mode vs. Expanded-mode Operation	6
1.2.4	Variants of the 68HC11 Microcontroller	7
1.3	The Motorola 68HC11 Evaluation Board	8
1.3.1	Hardware Organization and Components	8
1.3.2	Firmware	11
1.4	Programmer's Model for the 68HC11	13
1.4.1	Register Set	14
1.4.2	Address Space	15
1.5	68HC11 Instruction Set	16
1.5.1	Addressing Modes	18
1.6	Assembly-language Programming for the 68HC11	18
1.7	Tools for Learning About Microprocessor Systems	24
1.7.1	The Tektronix TLA704: An Industrial-Strength Logic Analyzer	24
1.7.2	WIN68: A Software Simulation of the 68HC11 EVB	27
1.8	Chapter Summary	29
1.9	Review Questions and Exercises	30
2	Instruction Sequencing	35
2.1	Internal Organization of a Generic Processor	35
2.2	68HC11 Processor Core	38
2.3	Clocking of the 68HC11	38
2.3.1	Clock Waveforms Observed with Oscilloscope	41
2.4	Tracing Instruction Execution	42
2.5	68HC11 Addressing Modes and Instruction Execution	48
2.6	Two's-Complement Arithmetic for Relative Addressing	55
2.7	Using 68HC11 Branch Instructions	56
2.7.1	Signed and Unsigned Branch Conditions	58
2.7.2	Computing Branch Relative Offsets	59
2.8	Using 68HC11 Subroutine Instructions	60
2.9	More on Operation of 68HC11 Processor Core	61
2.10	Loops, Cycle Counts, and Execution Time	62
2.11	Chapter Summary	64

2.12	Review Questions and Exercises	65
3	External Bus Interface	67
3.1	Address Decoding for an External Bus	67
3.2	68HC11 EVB Memory Map	68
3.3	Address Decoding on the 68HC11 EVB	70
3.4	Latching of Addresses on the Multiplexed 68HC11 Bus	71
3.5	External Bus Interface Timing	72
3.6	Chapter Summary	76
3.7	Review Questions and Exercises	77
4	Memory Interface Timing	79
4.1	Semiconductor Memory Devices	79
4.2	Timing for EPROM and Static RAM Chips	83
4.3	Memory Interface on the 68HC11 EVB	87
4.4	EPROM Read Cycle on 68HC11 EVB	88
4.5	RAM Write Cycle on 68HC11 EVB	92
4.6	Comparing EPROM and SRAM Read Cycles	94
4.7	Chapter Summary	95
4.8	Review Questions and Exercises	95
5	Parallel Port Interfaces	99
5.1	Parallel I/O Interfaces and Ports	100
5.2	Basic External Parallel Ports for a 68HC11 System	100
5.3	Input Port with Latching and Status	104
5.4	Data Strobing vs. Handshaking	107
5.5	Parallel Ports on the 68HC11 Microcontroller	108
5.6	The 68HC24 Port Replacement Unit	111
5.7	Observed Parallel Input Port Timing with Handshaking	111
5.8	Chapter Summary	114
5.9	Review Questions and Exercises	116
6	Interrupts and Reset	117
6.1	Basic Principles of Processor Interrupts	118
6.2	Operation of the Stack for Interrupts on the 68HC11	118
6.3	Disabling Interrupts on the 68HC11	120
6.4	Interrupt Vectors and Jump Tables for the 68HC11	121
6.5	Execution for External 68HC11 Interrupt Request	121
6.6	Sample Timer Interrupt Program on the 68HC11	122
6.7	Hardware for Enabling and Masking of Multiple Interrupt Sources	128
6.8	Wired-OR Interrupt Hardware	130
6.9	Software Interrupts	131
6.10	Using Interrupts for Single-Stepping the 68HC11	132
6.11	Power-up and Reset on the 68HC11	133
	6.11.1 Reset Hardware	133
	6.11.2 Reset Execution	133
6.12	Chapter Summary	133
6.13	Review Questions and Exercises	134

7	Serial Port Interfaces	137
7.1	Serial Data Communication	138
7.2	Shift Registers for Serial Communication	138
7.3	Asynchronous Serial Data Transmission	139
7.4	Serial Interfaces on the 68HC11 and EVB	142
7.4.1	Synchronous Peripheral Interface (SPI)	142
7.4.2	Serial Communications Interface (SCI)	143
7.4.3	Asynchronous Communications Interface Adapter (ACIA)	144
7.4.4	Example	145
7.5	RS-232	147
7.6	Chapter Summary	149
7.7	Review Questions and Exercises	150
8	Other System Features and Application Notes	153
8.1	The Timer Subsystem	154
8.2	Pulse Accumulator	155
8.3	COP and Clock-Monitor Resets	155
8.4	Analog to Digital (A/D) Converter	156
8.5	Application Notes	159
8.5.1	Switch Debouncing	159
8.5.2	Keypad Scanning	160
8.6	Multiplexed LED Display	163
8.7	Chapter Summary	165
8.8	Review Questions and Exercises	167
9	Software Organization	169
9.1	General Software Design Principles	169
9.1.1	Implications of General Principles for Assembly Language Programming	170
9.2	A Disciplined Procedure for Software Design	173
9.2.1	Analyzing a Computing Problem	174
9.2.2	Problem Partitioning	174
9.2.3	Identifying Input and Output Data	174
9.2.4	Deciding on Data Structures	174
9.2.5	Defining and Organizing Modules	175
9.2.6	Determining How Data is Communicated Between Modules	175
9.2.7	Refining Modules in Pseudocode	176
9.2.8	Reviewing Design for Consistency and Correctness	177
9.2.9	Translating Design into Implementation Language	177
9.2.10	Generating Executable Code and Testing Implementation	177
9.2.11	A Complete Example of Design and Implementation	177
9.3	Software Principles for Embedded Microprocessor Systems	196
9.3.1	Event Loop Processing	197
9.3.2	Complex Event Loop Processing	197
9.3.3	Using Interrupts for Event Handling	199
9.3.4	Interrupts during Critical Sections in Program Code	200
9.4	Chapter Summary	201
9.5	Review Questions and Exercises	202

10 Conclusion	205
10.1 General Learning Principles for Review Purposes	205
10.2 Summary of Course Material	207
10.3 Final Remarks	209
Bibliography	211
A Common Assembly-Language Programming Errors	213
Index	216

List of Figures

1.1	A generic microcomputer system	2
1.2	Separate bus for input/output interfaces	3
1.3	68HC11 die and packaging	5
1.4	Internal architecture of the Motorola 68HC11 microcontroller	6
1.5	Operating modes of the 68HC11 microcontroller	7
1.6	Annotated photograph of the Motorola 68HC11 Evaluation Board	9
1.7	Block diagram of the Motorola 68HC11 Evaluation Board	10
1.8	Sample user interactions with the BUFFALO monitor program	12
1.9	Jump table for utility routines in the BUFFALO monitor program	13
1.10	Programmer-visible registers in the 68HC11	14
1.11	Address space of the 68HC11A8	16
1.12	The Tektronix TLA704 Logic Analyzer	25
1.13	Sample waveform display from TLA704 logic analyzer	26
1.14	Visual state diagram construction to control triggering of logic analyzer	27
1.15	Sample listing window display from TLA704 logic analyzer	28
1.16	EVB display in the Win68 simulator	29
1.17	Text window and bus waveform display in the Win68 simulator	30
2.1	Core of a generic processor	36
2.2	68HC11 processor core	39
2.3	Crystal oscillator circuit to produce EXTAL clock on 68HC11 EVB	40
2.4	Phases of EXTAL clock	41
2.5	Phases of E-clock	41
2.6	EXTAL and E-clock waveforms observed with Tektronix digital oscilloscope	42
2.7	Timing diagram for execution of sample instruction sequence	47
2.8	Details of core execution for LDAA with extended addressing (E-cycle#1)	49
2.9	Details of core execution for LDAA with extended addressing (E-cycle#2)	50
2.10	Details of core execution for LDAA with extended addressing (E-cycle#3)	51
2.11	Details of core execution for LDAA with extended addressing (E-cycle#4)	52
2.12	Timing for execution of LDAA with extended addressing	53
2.13	68HC11 addressing modes	54
2.14	Graphical two's-complement representation	56
2.15	Sample program to illustrate subroutine calls	61
2.16	Logic analyzer confirmation of execution time from cycle counts	64
3.1	Address decoding for external devices in a generic microcomputer	68
3.2	68HC11 EVB memory map	69
3.3	Connections to 74HC138 decoder on 68HC11 EVB	70

3.4	Address latching on multiplexed EVB bus	72
3.5	Internal circuit for one cell of 74HC373 latch	72
3.6	Simplified bus timing to illustrate address latching	73
3.7	Logic analyzer waveform display of bus interface for test program	75
3.8	Expanded waveform display for first instruction of test program	76
4.1	Basic memory array organization	80
4.2	ROM cells	82
4.3	Static RAM cell circuit	83
4.4	EPROM chip internals	84
4.5	EPROM read timing	84
4.6	RAM chip internals	86
4.7	RAM write timing	87
4.8	Use of digital switch on EVB for controlling RAM write signal	88
4.9	EPROM read cycle on EVB	89
4.10	Detailed timing for EPROM read cycle	90
4.11	EPROM read cycle recorded on logic analyzer	91
4.12	High-resolution sampling to show actual delays of $\overline{Y7}$ and \overline{G}	91
4.13	Graphical depiction of delays on EVB	92
4.14	RAM write cycle on EVB	93
4.15	RAM write cycle recorded on logic analyzer	94
4.16	Comparison of SRAM read and EPROM read cycles	97
4.17	Analog waveforms for E-clock and AD0 from digital oscilloscope	98
5.1	Basic external parallel input port interface	101
5.2	Alternatives for address decoding for input port	102
5.3	Exploiting the 74HC138 for port address decoding	102
5.4	Basic external parallel input port timing (final cycle of LDAA)	103
5.5	Basic external parallel output port interface	104
5.6	Basic external parallel output port timing	105
5.7	Adding latch and status hardware for parallel port input interface	106
5.8	Full handshake for an input parallel port	109
5.9	Pulse-mode handshake for an input parallel port	110
5.10	The 68HC11 and the PRU	112
5.11	Hardware setup for observations of input port handshake timing	112
5.12	Program to configure input handshake and read port C	113
5.13	Overview of timing for input handshake example on logic analyzer	114
5.14	Code disassembly from logic analyzer with trigger at STRA assertion	115
5.15	Expanded view of waveforms for read from PORTCL address and STRB assertion	115
6.1	A comparison of interrupts and polling	119
6.2	Stacking of register contents for 68HC11	120
6.3	Interrupt execution flow on 68HC11	123
6.4	Output for timer interrupt program	127
6.5	Logic analyzer waveform display of stacking for timer interrupt program	128
6.6	Interrupt hardware for processor core	129
6.7	Interrupt priority resolution hardware	130
6.8	Wired-OR interrupt line	131

6.9	Logic analyzer waveform display of reset execution	134
7.1	Two-wire serial communication with shift registers	138
7.2	Serial-input, parallel-output shift register	139
7.3	Parallel-input, serial-output shift register	140
7.4	One-wire asynchronous serial data transmission	140
7.5	Asynchronous serial data format	141
7.6	Sampling serial data with high-frequency clock at receiver	141
7.7	SPI communication between master and slave	142
7.8	SCI communication between two 68HC11's	144
7.9	Overview of timing of serial output from logic analyzer	146
7.10	Waveforms for ACIA test program execution from logic analyzer	146
7.11	End-to-End Serial Communications channel	148
7.12	RS232 Drivers and Receivers	149
8.1	Input Compare Concept	154
8.2	Output Compare Concept	155
8.3	Basic Pushbutton Switch Interface	159
8.4	Debounced Pushbutton Switch Interface	160
8.5	Scanning interface for a 4-by-4 Keypad	161
8.6	Keyboard Scanning Possibilities	164
8.7	Single 7-segment LED digit	165
8.8	4-digit Multiplexed LED Display	166
9.1	Simplified view of the principle of modularization	170
9.2	Principle of hierarchical organization	171
9.3	Alternatives for communicating data between modules	176
9.4	Modules and data communication for example program	179
9.5	A furnace as a hypothetical embedded system	197
9.6	Flowchart for software controlling a furnace	198
9.7	A more complicated industrial application	198
9.8	Waiting for multiple events to occur	199
9.9	Improved event loop processing for multiple events	200
9.10	Interrupt-driven event processing	201
10.1	A model of learning	206

List of Tables

- 2.1 Two's-complement representation for 8-bit values 55
- 3.1 Address information for external devices 71
- 4.1 Sample EPROM timing parameters 85
- 4.2 Sample SRAM timing parameters 86

