CPMT Society Board of Governors Meeting

November 5th, 2005 - Dallas, Texas USA

The fall CPMT Society Board of Governors meeting was held on Saturday, November 5th, 2005, in Dallas, Texas, USA from 8:30 AM to 4:30 PM. The agenda was as follows:

- 8:30 Call to Order: Rolf Aschenbrenner
- 8:35 Review and Approval of Agenda: Rolf Aschenbrenner
- 8:40 Approval of Minutes of June 2006 BoG Meeting: Rolf Aschenbrenner
- 8:45 Report of Incoming President: Bill Chen
- 9:15 Finances: John Segelken
- 9:35 ECTC Integration Report of Strategic Program Director: C.P. Wong
- 9.55 Publications Report of Vice President / Strategic Program Director: Paul Wesling
 - Motion: Approval of IEEE Transactions on Components and Packaging Technologies Editors-in-Chief
- 10:25 Education Report of Vice President / Strategic Program Director: Albert Puttlitz
 - Motion: Approval of new Distinguished Lecturer
- 10:55 Administration
 - Report of Vice President: H. Anthony Chan
 - Standing Committee Reports
 - Nominations: John Segelken
 - Fellows Evaluation: C.P. Wong
 - Fellows Search: Dave Palmer and Rao Tummala
 - Constitution and Bylaws: Tony Mak
- 11:15 Region 8 Programs Report of Strategic Program Director: Johan Liu
- 11:45 Presentation
- 12:00 Lunch
- 1:00 Region 10 Programs Report of Strategic Program Director: William Chen
- 1:30 Student Programs Report of Strategic Program Director: William Brown
- 2:00 Conferences Report of Vice President / Strategic Program Director: Ricky Lee
- 2:30 Technical Report of Vice President / Strategic Program Director: Rolf Aschenbrenner
- 3:00 Awards and Recognition
 - Report of Strategic Program Director Rao Bonda
 - CPMT Technical Field Award
- 3:30 Global Membership and Chapters Report of Strategic Program Director: Ralph Russell
- 4:00 Marketing Report of Strategic Program Director: Connie Swager
- 4:20 New Business
- 4:30 Next Meetings Confirmation
 - BoG Meeting 2-3 June 2006 following 56th ECTC, San Diego, CA, USA
 - BoG Meeting November 2006 following ECTC Paper Selection Meeting, Dallas, TX, USA
- 4:35 Adjournment

Class of 2005 CPMT Fellows

Our congratulations to the following CPMT members of the IEEE Fellows Class of 2005! These leaders in our field were

evaluated by the CPMT society (the first seven) and by other Societies (the final four).

Dr. William Chen, ASE Group

Santa Clara, CA USA

For contributions to packaging and assembly technology

Dr. Michael Lebby

Apache Junction, AZ USA

For contributions to optoelectronics technology

Prof. Johan Liu, Chalmers University of Technology

Department of Microtechnology & Nanoscience

Gothenburg, Sweden

For contributions to environmentally compatible electronic materials and processes

Prof. Madhavan Swaminathan

Georgia Institute of Technology School of Electrical and Computer Engineering Atlanta, GA USA

For contributions in design tools, design methodologies and electromagnetic interference (EMI) control for power delivery in digital and mixed signal systems

Dr. Michael McShane, Freescale Semiconductor, Inc. Austin, TX USA

For contributions to the advancement of semiconductor packaging technologies

Prof. Paul Franzon, North Carolina State University Raleigh, NC USA

For contributions to chip-package codesign

Dr. Gary May, Georgia Institute of Technology Atlanta, GA USA

For contributions to semiconductor manufacturing and engineering education

Dr. Nikolaos Uzunoglu, National Technical Univ of Athens Athens Greece

For contributions to electromagnetic theory with applications to scattering and guided wave propagation

Dr. Todd Hubing, University of Missouri-Rolla Rolla, MO USA

For contributions to numerical electromagnetic modeling of complex printed circuit boards as applied to electromagnetic compatibility (EMC)

Dr. Qi-jun Zhang, Carleton University

Department of Electronics

Ottawa, Ontario Canada

For contributions to linear and nonlinear microwave modeling and circuit optimization

Prof. Gary Bernstein, University of Notre Dame

Department of Electrical Engineering

Notre Dame, IN USA

For contributions to techniques for fabricating nanoscale devices and circuits
