

14th International Memory Workshop

May 15th - 18th 2022

Hybrid Event (on-site and virtual)

Organizing Committee

General Chair: Dirk Wouters, RWTH Aachen, Germany Publicity Chair: Srivardhan Gowda, Intel, USA Technical Chair + Local Chair: Thomas Mikolajick, Namlab & TU Dresden, Germany Finance Chair: Antonio Arreghini, imec, Belgium

Advisory Committee

Akira Goda, Micron, Japan Gabriel Molas, Weebit Nano, France Zhiqiang Wei, Avalance Technology, USA

Scientific Committee

Jiezhi Chen, Shandong University, China Katherine Chiang, TSMC, Taiwan Marie-Claire Cvrille, CEA-Leti, France Damien Deleruyelle, INSA Lyon, France Kevin Garello, Spintec, France Stephen Heinrich-Barna, Texas Instruments, USA Karl Hofmann, Infineon, Germany Bruce Hsu, Macronix, Taiwan Sumio Ikegawa, Everspin, USA Gill Lee, AMAT, USA Seho Lee, SK-Hynix, Korea Yong Kyu Lee, Samsung, Korea Haitao Liu, Micron, USA Martin Lueker-Boden, Western Digital, USA Hangbing Lv, IME, China Rino Micheloni, University of Ferrara, Italy Andrea Redaelli, STMicroelectronics, Italy Tomoya Saito, Renesas, Japan Tomoya Sanuki, Kioxia, Japan Eitan Shauly, Tower Semiconductor, Israel Shiva Shetti, Infineon, USA Shuichiro Yasuda, SONY, Japan Jane Yater, NXP Semiconductors, USA

Summary of Events

Hybrid On-Demand Event May 15th-18th : suggested schedule only (time is CEST)

Sunday, May 15th

Tutorial 1 – Ferroelectric Memories Tutorial 2 – 3D Memories – Security Aspects of Memories

Aspects of Memories

Opening remarks Session #1 – Keynotes Session #2 – RRAM+PCRAM I Session #3 – Posters Reception

Sunday May 15th, 2022

09:00AM – 12:00PM 02:00PM – 04:00PM

08:45AM - 09:00AM 09:00AM - 10:30AM 11:00AM - 12:15PM 02:00PM - 05:00PM 05:30PM

Tuesday, May 17th

Session #4 – MRAM+Ferro I	09:00AM - 11:05AM
Session #5 – Flash+3D-NAND	11:30AM – 12:45PM
Session #6 – RRAM+PCRAM II	02:15PM - 04:20PM
Panel Discussion	04:45PM - 06:45PM
Banquet	07:00PM
Wednesday, May 18th	
Session #7 – MRAM+Ferro II	09:00AM - 10:40AM
Session #8 – Storage Memory+3D-NAND	11:10AM – 12:50PM
Closing Remarks	12:50PM

Posters

[P1] Saurabh Suryavanshi, Cerfe Labs, "Extreme Temperature (> 200 C), Radiation Hard (> 1 Mrad/cm2), Dense (sub-50 nm CD), Fast (2 ns write pulses), Non-Volatile Memory Technology"

[P2] Lei Chen, Solidigm, "SSD Drive Failure Prediction on Alibaba Data Center Using Machine Learning"

[P3] Yuya Ichikawa, University of Tokyo, "Non-volatile Memory Application to Quantum Error Correction with Non-uniformly Quantized CiM"

[P4] Yannick Raffel, Fraunhofer IPMS CNT, "Endurance improvements and defect characterization in ferroelectric FETs through interface fluorination"

[P5] Ruben Alcala, NaMLab gGmbH, "Influence of Interfacial Oxide Layers in Hf0.5Zr0.5O2 based ferroelectric capacitors on reliability performance"

[P6] Sangsu Park, SK Hynix, "Recognition Accuracy Enhancement using Interface Control with Weight Variation-Lowering in Analog Computation-in-Memory"

[P7] Theophile Dubreuil, CEA-Leti, "A novel 3D 1T1R RRAM architecture for memory-centric Hyperdimensional Computing"

[P8] Weishen Chu, Western Digital, "An Analytical Model for Thin Film Pattern-dependent Asymmetric Wafer Warpage Prediction"

[P9] Tarek Ali, Fraunhofer IPMS CNT, "Study of Nanosecond Laser Annealing on Silicon Doped Hafnium Oxide Film Crystallization and Capacitor Reliability"

[P10] Akihiro Yamada, Tokyo University of Science, "Bi-directional read method to reduce SOT-specific read disturbance for highly reliable SOT-MRAM"

[P11] Po-Kai Hsu, Georgia Institute of Technology, "In-Memory 3D NAND Flash Hyperdimensional Computing Engine for Energy-Efficient SARS-CoV-2 Genome Sequencing"

Tutorials 09:00AM – 04:00PM

PART I – FERROELECTRIC MEMORIES

09:00AM – 12:00PM Chairs: Dirk Wouters (RWTH Aachen) Katherine Chiang (TSMC)

Laurent Grenouillet,CEA-Leti, « Ferroelectric Random Access Memory (FeRAM) »

Halid Mulaosmanovic, GlobalFoundries, «Ferroelectric Field Effect Transistors (FeFET) »

Shosuke Fujii, Kioxia, « Ferroelectric Tunnel Junction (FTJ) »

PART II – 3D MEMORIES – SECURITY ASPECTS OF MEMORIES

02:00PM - 04:00PM Chairs: Antonio Arreghini (imec) Thomas Mikolajick (Namlab/TU Dresden)

Onur Mutlu, ETH Zurich, « Security aspects of DRAM »

Swaroop Ghosh, Penn State University, « Security Aspects in Nonvolatile Memories »

<u>Monday May 16", 2022</u>					
Session #	<u>*1 08:45AM – 10:30AM KEYNOTES</u>				
Chairs:	Dirk Wouters (RWTH Aachen)				
08·45AM	Dirk Wouters Opening Remarks				
00.45AM	[1 1] Lars Heineck Micron "NAND Flash status and				
03.00410	tronde"				
09·304M	[1 2] Johannes Müller, GlobalFoundries, "From				
00.00/ 10/	Emergence to Prevalence: 22EDX Embedded STT-				
	MRAM for Consumer Grade and Boyond"				
10.00AM	[1 3] Giusanna Croca, STMicroelectronics, "Non				
10.00410	Velatile Memory in Advanced Smart Power				
	technology: product requirements and integration				
	colutions"				
10.30AM	Break				
10.30410	Diedk				
Session #	2 11:00AM – 12:15PM RRAM+PCRAM I				
Chairs:	Andrea Redaelli (STMicroelectronics)				
44.00414	Kevin Garello (Spintec)				
11:00AM	[2.1] Gabriel Molas, weepit Nano, High				
invited					
44.05 AM	and beyond				
11:25AW	[2.2] Sijung 100, SK Hynix, Structural and Device				
	Considerations for vertical cross Point Memory with				
	Single-stack memory loward CAL memory beyond TX				
44.504.14	1111 JUAF				
TT.SUAW	Environment for Co rich CST Phase Change				
	Momony Colls"				
10.15DM	lunch				
12.13FW	Lunch				
Session #	<u>\$3 02:00PM – 5:00PM POSTERS</u>				
Chairs:	Martin Lueker-Boden (Western Digital)				
02.000	Stephen Heinrich-Barna (Texas Instruments)				
02:00PW	[3.1] P1				
02.10FW	[3.2] FZ				
02.20F M	[3.3] F3 [2.4] D4				
02.30FW	[3.4] F4 [3.5] D5				
02:40F M	[3.3] F3 [3.6] De				
02.50FM	08 A Postors				
03:00F M	Rook				
03:20F M					
03.30FM	[3,8] P8				
04:00F M	[3.0] P0				
04:10FM	[3.5] 1 5 [3 10] P10				
04:20PM	[3.10] F 10				
04:40PM	O&A Posters				
01.101 1					
Reception	n 05:30PM				

Tuesday	<u>/ May 17th, 2022</u>			
Session #	4 09:00AM - 11:05AM	MRAM+FERRO I		
Chairs:	Karl Hoffmann (Infineon)			
00.00414	Martin Lueker-Boden (Western Di	gital) "Desetresk Memory"		
09:00AIVI	[4.1] Stuart Parkin, MPI Halle,	Racetrack Memory.		
00:25 4 M	Id 21 Vandeng Lue, Coorgin Ir	atitute of Technology		
09.25AW	"Performance Benchmarking of	Spin-Orbit Torque		
	Magnetic RAM (SOT-MRAM) fr	or Deep Neural Network		
	(DNN) Accelerators"			
09·50AM	[4.3] Milan Pesic, Applied Materials, "Variability and disturb sources in ferroelectric 3D NANDs and			
	comparison to charge-trap equivalents"			
10:15AM	[4.4] David Lehninger, Fraunh	[4.4] David Lehninger, Fraunhofer IPMS CNT,		
	"Integration of BEoL compatible	e 1T-1C FeFET memory		
	cells into an established techno	logy"		
10:40AM	[4.5] Nicolo Ronchi, imec, "A	comprehensive variability		
	study of doped HfO2 FeFET for	r memory applications"		
11:05AM	Break			
Session #	<mark>≭5</mark> 11:30AM – 12:45PM	Flash+3D-NAND		
Chairs:	Stephen Heinrich-Barna (Texas In	struments)		
	Haitao Liu (Micron)	«NOD EL 1.1		
11:30AM	[5.1] Yu-Hsuan Lin, Macronix,	"NOR Flash-based		
	Multilevel In-Memory-Searching	g Architecture for		
44.55 414	Approximate Computing			
11:55AM	[5.2] HITOMI Tanaka, KIOXIA,	Floop Momony by		
	Combination of Single crystal (Channel and Chyogonic		
	Operation"	channel and cryogenic		
12.20PM	[5 3] Sana Rachidi imec and l	KILLeuven "At the		
12.201 10	Extreme of 3D-NAND Scaling	25 nm 7-Pitch with 10 nm		
	Word Line Cells"			
	(Late News)			
12:45PM	Lunch			
Soccion t	*6 02-15PM - 04-20PM			
Chairs:	Karl Hoffmann (Infineon)			
	Martin Lueker-Boden (Western Di	gital)		
02:15PM	[6.1] Munehiro Tada, NanoBri	dge, "NanoBridge		
Invited	Technology for Embedded Non	volatile Memory		
	Application"			
02:40PM	[6.2] Joel Minguet Lopez, CE	A-Leti, "1S1R sub-		
	threshold operation in Crossbar	r arrays for low power		
02.0504	BINN Inference computing"	"Daliability of 00		
03:05PM	[0.3] Unristian Peters, Infineor	n, reliability of 28nm		
03-30014	6 41 Cabriele Navarre CEA	oti "Multilavor Doposition		
03.30	in Phase-Change Memory for F	Sest Endurance		
	Performance and Reduced Bit	Error Rate"		
	(I ate News)			
03:55PM	[6.5] Sved Alam Eversnin "Pa	ersistent xSPLSTT-MRAM		
50.001 W	with up to 400MB/s Read and V	Write Throughput"		
	(Late News)			
04:20PM	Break			
Panel Us	t Tomova Sapuki (Kievic)	<u>VI</u>		
Participanto: Iornoya Sanuki (Kloxia)				
Maarten Rosmeulen (imec), Johannes Müller (GlobalFoundries)				
Kishore M	Auchherla (Micron)	uner (Siobali oununes),		
"Are Eme	erging Memories Finally Emerg	ina?"		
BANQUE	T 07:00PM			

Wednesday May 18th, 2022

Session #	09:00AM – 10:40AM	MRA	M+FERRO II			
Chairs: Thomas Mikolajick (Namlab/TU Dresden) Kevin Garello (Spintec)						
09:00AM Invited	[7.1] Daniel Worledge, IBM, "Spin-Transfer-Torque MRAM: the Next Revolution in Memory"					
09:25AM	[7.2] Nishtha Gaul, GlobalFoundries, "A Physics based MTJ Compact Model for State-of-the-Art and Emerging STT-MRAM Failure Analysis and Yield Enhancement"					
09:50AM	[7.3] Shinsei Yoshikiyo, University of Tokyo, "Edge Retraining of FeFET LM-GA CiM for Write Variation & Reliability Error Compensation"					
10:15AM	[7.4] Jaegil Lee, SK Hynix, "Memory Window Expansion for Ferroelectric FET based Multilevel NVM: Hybrid Solution with Combination of Polarization and Injected					
10:40AM	Break					
Session #	8 11:10AM - 12:50PM	Storage Memor	v+3D-NAND			
Chairs:	Chairs: Antonio Arreghini (imec) Haitao Liu (Micron)					
11:10AM Invited	[8.1] Maarten Rosmeulen, imec, "Liquid Memory and the Future of Data Storage"					
11:35AM	[8.2] Sunghyun Yoon, SK Hynix, "Highly Stackable 3D Ferroelectric NAND Devices : Beyond the Charge Trap Based Memory"					
12:00PM	[8.3] Laurent Breuil, imec and KU Leuven, "High-K incorporated in a SiON tunnel layer for 3D NAND programming voltage reduction"					
12:25PM	[8.4] Alessio Spessot, imec, "Thermally stable, packaged aware LV HKMG platforms benchmark to enable low power I/O for next 3D NAND generations"					
12:50PM	12:50PM Dirk Wouters, Closing Remarks					
Platinum Sponsors						
GXMt						
Go	old Sponsors	Silver Sp	onsors			
q	APPLIED MATERIALS® make possible	GTS	GLOBAL TCAD SOLUTIONS			
SCREEN						
	57	2VIN 8	UNG			
vves	tern Digital.	TOKYO EL	ECTRON			